

100  
↘




Fig. 1 (PRIOR ART)






Fig 2 (Prior Art)

SCANNED, # 12



15. 3



306 DMA Controller




Fig. 5

```

graph TD
    Start(( )) --> D602{DMA transfer desired?}
    D602 -- N --> Start
    D602 -- Y --> S604[Set disable/enable bit in register 502 to identify way of cache 104 to be disabled for DMA transfer]
    S604 --> S606[Write direction bit to control register 402a in DMA controller 306 to indicate DMA pre-load or unload]
    S606 --> S608[Write starting internal address to SIADDR register 402b in DMA controller 306]
    S608 --> S610[Write internal address modulus value to IMOD register 402c in DMA controller 306]
    S610 --> S612[Write starting external address to SEADDR register 402d in DMA controller 306]
    S612 --> S614[Write external address modulus value to EMOD register 402e of DMA controller 306]
    S614 --> S616[Write the total number of transfers to be completed to count register 402f in DMA controller 306]
    S616 --> S618[Reset counter register 402g in DMA controller 306 to zero]
    S618 --> S620[Set DMA enable bit in control register 402a in DMA controller 306]
    S620 --> D622{Receive indication on CCONT bus 110b that DMA controller 306 has completed DMA transfer}
    D622 -- N --> Start
    D622 -- Y --> S624[Reset disable/enable bit in register 502 to re-enable way of cache 104 that was disabled for DMA transfer]
    S624 --> Start
  
```

600  
↙




Fig. 7

0979603 1000000




Fig. 8A






Fig. 8B




Fig. 9